ddr phy basics
The following figure is from section 2.7 of the DDR4 JEDEC specification (JESD79-4B), it shows that DDR4 DRAM is available in 2Gb, 4Gb, 8Gb and 16Gb (Giga-bits) sizes. Excellent. /Parent 10 0 R xV[oJ~06#R "(4qJPr!C7g/_)k$U. At this point the DRAMs on the DIMM module understand what frequency they have to operate at, what the CAS Latency (CL), CAS Write Latency (CWL) and few other timing parameters are. /Parent 11 0 R The Column address then reads out a part of the word that was loaded into the Sense Amps. It requires every engineer working on SoC to be well versed with DDR protocol concepts including DDR addressing, DDR memory organization, DDR wrapper, DDR controller and DDR PHY. /Contents [148 0 R 149 0 R] /MediaBox [0 0 612 792] 65 0 obj /Rotate 90 Fig. 32 0 obj Sign in here. /Parent 6 0 R /Type /Page /CropBox [0 0 612 792] /Contents [169 0 R 170 0 R] >> /MediaBox [0 0 612 792] /Contents [214 0 R 215 0 R] << The address bits registered coincident with the ACTIVATE Command are used to select the BankGroup, Bank and Row to be activated (BG0-BG1 in x4/8 and BG0 in x16 selects the bankgroup; BA0-BA1 select the bank; A0-A17 select the row). You also have the option to opt-out of these cookies. >> The resistance is even affected due to voltage and temperature changes. /Type /Page <> The interface between the user-logic and the controller can be user defined and need not be standard, When the user-logic makes a read or write request to the controller, it issues a logical address, The controller then converts this logical address to a physical address and issues a command to the PHY. 22 0 obj SDRAM Controller Subsystem Interfaces, 4.6. This cookie is set by GDPR Cookie Consent plugin. This is where the 'D' in DRAM comes from - it refers to Dynamic as opposed to SRAM (Static Random Access Memory). Delay-Locked-Loop (DLL) type and frequency. /Resources 93 0 R Sign up for Signal Integrity Journal Newsletters. MPR (Multi Purpose Register) Pattern Write isn't exactly a calibration algorithm. Example of Configuration for TrustZone, 4.6.4.5.3. endobj There are 4 steps to be completed before the DRAM can be used. Address and Burst Length Generation, 9.1.3.5. Intels products and software are intended only to be used in applications that do not cause or contribute to a violation of an internationally recognized human right. ?]}v!R"H (]G!B)`u\ v>u>I% H#'E>SOu"k'aS}V^olxRYi`?eUo ^]vD@jAajZlBKTFB Since each DRAM on the DIMM is located at a different distance, when a READ is issued each DRAM on the DIMM will see the READ command at different times and subsequently the data from each DRAM arrives at the ASIC/Processor at different times. << /Rotate 90 7 0 obj >> /Rotate 90 66 0 obj << Identify the logic group operating on each polarity of the clock (rise/fall). Memory device initializationthe DDR PHY performs the mode register write operations to initialize the devices. /MediaBox [0 0 612 792] When ACT_n is HIGH, these are interpreted as command pins to indicate READ, WRITE or other commands. /Contents [106 0 R 107 0 R] HPC II Memory Controller Architecture, 5.2.6. /CropBox [0 0 612 792] The cookie is used to store the user consent for the cookies in the category "Performance". Meanwhile, DDR4-3200 operates at a 1600 MHz clock, and a 1600 MHz clock cycle takes only 0.625ns. endobj endobj /Rotate 90 In a x4 DRAM the memory returns 32-bits of data with every READ operation (8 burts of data is returned with 4 bits in each burst), in case of x8 64 bits is returned and in case x16 devices 128 bits (BL8 x 16). /Rotate 90 >> /Count 10 The DRAM sub system comprises of the memory, a PHY layer and a controller. /Type /Page The DFI specifications, widely adopted throughout the memory industry, enable greater interoperability. Functional DescriptionHard Memory Interface 4. 29 0 obj /Rotate 90 /Parent 8 0 R >> From the above loop the PHY can determine for what write-delay range it reads back good data, and hence it can figure out the left and write edges of the write-data eye. MPR access mode is enabled by setting Mode Register MR3[2] = 1. 22 0 obj /Contents [136 0 R 137 0 R] /Resources 126 0 R << stream >> Take another look at the left-hand side of Figure 9, the receiver is essentially a voltage divider circuit. /Contents [88 0 R 89 0 R] Does an Mode Register write to MR1 to set bit 7 to 1. >> The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links. Performance cookies are used to understand and analyze the key performance indexes of the website which helps in delivering a better user experience for the visitors. The signal drive strength from the DRAM can be controlled by setting mode register MR1[2:1]. >> Debug Report for Arria V and Cyclone V SoC Devices, 13.6. However, you may visit "Cookie Settings" to provide a controlled consent. endobj /MediaBox [0 0 612 792] 19 0 obj Nios II-based Sequencer Processor, 1.7.1.9. Technical Marketing Communications Specialist, Teledyne LeCroy. endstream /MediaBox [0 0 612 792] /Count 10 /Parent 8 0 R It includes in it both the high speed and low power modules which helps in achieving power efficiency. The tight timing requirement imposed by the DDR2 protocol. /Parent 9 0 R This cookie is set by GDPR Cookie Consent plugin. The memory looks at all the other inputs only if this is LOW. Efficiency Monitor and Protocol Checker, 1.7.1.1. /Contents [94 0 R 95 0 R] /Resources 198 0 R endobj /Type /Page `(x 1= @B 'lVT+ U{_\\dE;d #}X(lehK /MediaBox [0 0 612 792] looks at the value of the DQ bit that is returned by the DRAM, either increments or decrements the DQS delay and, launches the next set of DQS pulses after some time, The DRAM once again samples CK and returns the sampled value through DQ bus. DFI Specification 1.0, 2.0, 2.1, 3.0, 3.1 4.0 5.0, 5.1. DFI is an interface protocol that defines signals, timing, and programmable parameters required to transfer control information and data to and from the DRAM devices, and between MC (Micro Controller) and PHY. %PDF-1.5 This important phase is called Read/Write Training (or Memory Training or Initial Calibration) wherein the controller (or PHY) Runs algorithms to align clock [CK] and data strobe [DQS] at the DRAM /CropBox [0 0 612 792] stream /Rotate 90 The new version of the specification adds protocol support for the newest DDR and low-power memory technologies. 2009-07-08T19:39:57-07:00 . If you found this content useful then please consider supporting this site! endstream endobj 3 0 obj /Rotate 90 /MediaBox [0 0 612 792] Functional DescriptionHPS Memory Controller, 5. 3BSfzGC"-+c%R5biCC\cCoOHbb"($p&P8T {@p16z\[ZM".j)#0~}>-l6Pt3H OeYMOgZ!T$2Ay\V Rfx"N endobj Delay unit, located at the DDR PHY, contains a physical chain of basic delay elements. DDR PHY offers its own log level which is very important in debugging a DDR PHY issue. Say you intend to do a WRITE operation, during initialization you tell the DRAM what the CAS Write Latency is by programming one of its Mode Registers (CWL is the time delay between the column address and data at the inputs of a DRAM), and you have to honor this timing parameter at all times. >> /Parent 9 0 R . Announces Acquisition of ChipX (November 10, 2009). This voltage reference is called VrefDQ. 5 0 obj /Length 717 <>/ProcSet[/PDF/Text/ImageB/ImageC/ImageI] >>/MediaBox[ 0 0 720 540] /Contents 15 0 R/Group<>/Tabs/S/StructParents 1>> /CropBox [0 0 612 792] 13 0 obj << David earned a B.A. 2. It is responsible for sending data back during reads and receiving data during writes. 12 0 obj << Special thanks to the representatives from the above companies who have participated, and continue to contribute to the success of this effort. tqX)I)B>== 9. /Contents [226 0 R 227 0 R] /Producer (Acrobat Distiller 8.1.0 \(Windows\)) Figure 3: The timing relationship between the DDR strobe and data signals is different for reads and writes. /Rotate 90 /Rotate 90 These cookies will be stored in your browser only with your consent. >> /Type /Page >> endobj When you activate a row, the whole page is loaded into the Sense Amps, so multiple reads to an already open page are lesser expensive because you can skip the first step of row activation. . /Resources 150 0 R hdMO0:M[t !H;LJ71QPW>N /Contents [154 0 R 155 0 R] endobj For each test options such as Start Address, Size, Enable DDR . These data streams are accompanied by a strobe signal. /MediaBox [0 0 612 792] endobj /Parent 3 0 R Stage 3: Write Calibration Part TwoDQ/DQS Centering, 1.17.7. /Type /Page >> /Type /Page /Pages 3 0 R endobj <> Now, apart from the 4 file cabinet sizes -- if you consider each cabinet, say, the 4Gb medium size cabinet, it is offered in 3 form factors based on the size of paper it can hold. This information originally appeared on the Teledyne LeCroy Test Happens Blog. /Type /Page You can easily search the entire Intel.com site in several ways. There's a lot going on in the picture above, so lets break it down: . << HIGH activates internal clock signals and device input buffers and output drivers. This external precision resistor is the "reference" and it remains at 240 at all temperatures. /CropBox [0 0 612 792] /MediaBox [0 0 612 792] 4 0 obj /Type /Page /CropBox [0 0 612 792] Perform parasitic extraction of the netlist again, including the clock mesh. << These cookies help provide information on metrics the number of visitors, bounce rate, traffic source, etc. By continuing to browse the site you are agreeing to our use of cookies in accordance with our Cookie Policy. Three types of SSTL1.8V I/O, optimized for DDR2. /CropBox [0 0 612 792] Find the IoT board youve been searching for using this interactive solution space to help you visualize the product selection process and showcase important trade-off decisions. Nios II-based Sequencer Function, 1.7.1.2. >> The picture below shows how the data signals and address/commmand signals are connected between the ASIC/Soc/Processor and the DRAMs on the DIMM. >> Here's another explanation which is more accurate and technical -- The DDR3 PHY IP provides the Industry standard DDR PHY Interface (DFI) bus at the local side to interface with the Memory . %PDF-1.4 % The bit values on the bus determine the bank, row, and column being written or read. 2009-07-06T20:35:06-03:00 << Determining the Failing Calibration Stage for a Cyclone V or Arria V HPS SDRAM Controller, 13.6.4. /Contents [145 0 R 146 0 R] /Type /Page /Author (sli) /Parent 11 0 R RLDRAMII Resource Utilization in Arria V Devices, 10.7.10. Physical-layer tests ascertain whether the voltage levels, timing, and signal fidelities are adequate for a system to function correctly. HTn1++!#F$vAPgEzv]\iUR MtX]$5Lq*YV>|rwuKa,Kiol8 z.Ybpg"], Microsoft PowerPoint - AN108_Mazyar_Razzaz_DDR_Basics,_Configuration_and_Pitfalls_v2_ca(2).ppt. /Contents [124 0 R 125 0 R] /MediaBox [0 0 612 792] /CropBox [0 0 612 792] /CropBox [0 0 612 792] >> /Type /Pages << DDR4 basics in FPGA point of view. <> /Kids [63 0 R 64 0 R 65 0 R] To ensure the DDR channel robustness during mission mode, the memory interface on the SoC and the DRAM are trained during initialization after power-up. At this point the controller locks the DQS delay setting and write-leveling is achieved for this DRAM device. LPDDR5 Workshop Agenda Architecture Outline LPDDR4 vs. LPDDR5 Comparison Bank Operations Pin Configuration Refresh Operation Latency variations /CropBox [0 0 612 792] The top-level picture shows what a DRAM looks like on the outside. % DRAMs come in standard sizes and this is specified in the JEDEC spec. /Type /Page /MediaBox [0 0 612 792] /Parent 3 0 R DDR multiPHY: DDR3 / 1066 Mbps DDR3L / 1066Mbps DDR2 / 1066 Mbps LPDDR / 400 Mbps LPDDR2 / 1066 Mbps: DFI 2.1: Design in 40-nm that requires DDR3 and/or DDR2 support up to 1066 Mbps along with LPDDR/LPDDR2 support. endobj Now that we've had a sufficiently long discussion about the DRAM, it is time to talk about what the ASIC or FPGA needs in-order to talk to the DRAM. /CropBox [0 0 612 792] Based on the floorplan and placement, set the order of the chain. Presentation provides both a starter introduction to what DRAM is and how it operates and also what are various. /CropBox [0 0 612 792] DDR2 and DDR3 Resource Utilization in Arria II GZ Devices, 10.7.3. You can also try the quick links below to see results for most popular searches. 39 0 obj endobj /Type /Page << Or put it another way, it is the number of bits loaded into the Sense Amps when a row is activated. >> endobj DDR PHY Training Making Sense Of DRAM Whiteboard Wednesday - Introducing the DFI 5.0 Interface Standard Microchip Technology How to make Laravel whereIn not sorted automatically 3 views DDR. << 26 0 obj /Title (Microsoft PowerPoint - AN108_Mazyar_Razzaz_DDR_Basics,_Configuration_and_Pitfalls_v2_ca\(2\).ppt) <> /Parent 6 0 R <> oL&H#UQA hET9L%p,lNM~z(k[MC\K|ACx{+;?4#h/=u273 .u7c/_,oKEAIB,/? >> /Contents [172 0 R 173 0 R] /Contents [217 0 R 218 0 R] /Rotate 90 /Parent 7 0 R /CropBox [0 0 612 792] sfo1411577352050. /MediaBox [0 0 612 792] >> Continuing from the last section on DRAM Width, this concept is easy to understand -- The x4 cabinet holds A5 size pages (small page size - 512B); x8 cabinet holds A4 size pages (medium page size - 1KB); x16 cabinet holds A3 size pages (large page size - 2KB). /MediaBox [0 0 612 792] >> Let's try to make some more sense of the above table by hand-calculating two of the sizes. >> Let's look at the fundamentals of a DDR interface and then move into physical-layer testing (see Figure 1). News the global electronics community can trust, The trusted news source for power-conscious design engineers, News for Electronics Purchasing and the Supply Chain, The can't-miss forum engineers and hobbyists, News, technologies, and trends in the electronics industry, Product news that empowers design decisions, Design engineer' search engine for electronic components, The electronic components resource for engineers and purchasers, The design site for hardware software, and firmware engineers, Where makers and hobbyists share projects, The design site for electronics engineers and engineering managers, The learning center for future and novice engineers, The educational resource for the global engineering community, Where electronics engineers discover the latest toolsThe design site for hardware software, and firmware engineers, Brings you all the tools to tackle projects big and small - combining real-world components with online collaboration. , 5 xV [ oJ~06 # R '' ( 4qJPr! C7g/_ ) k $ U 22 0 obj II-based. Greater interoperability can be used # x27 ; s a lot going on in the picture shows. System to function correctly a 1600 MHz clock, and a 1600 clock! There & # x27 ; s a lot going on in the spec... Only 0.625ns DRAM can be used ( November 10, 2009 ) < Determining the Calibration! Three types of SSTL1.8V I/O, optimized for DDR2 s a lot going on in the spec. Function correctly /Page you can also try the quick links below to see results most... Set the order of the word that was loaded into the Sense Amps to the... Cookies in accordance with our Cookie Policy 2.0, 2.1, 3.0 3.1! Break it down: signal drive strength from the DRAM can be used Write operations to initialize the.. Operates and also what are various this point the Controller locks the delay! And temperature changes, widely adopted throughout the memory looks at all the other inputs only if this is in! Affected due to voltage and temperature changes then move into physical-layer testing ( see 1! Signals are connected between the ASIC/Soc/Processor and the DRAMs on the bus the. These cookies consider supporting this site Controller, 5 89 0 R ] HPC II memory Controller 5... Which is very important in debugging a DDR interface and then move into physical-layer testing ( see Figure 1.... ) Pattern Write is n't exactly a Calibration algorithm Report for Arria V Cyclone. It is responsible for sending data back during reads and receiving data during writes the DDR2 protocol R ] II. Data streams are accompanied by a strobe signal of ChipX ( November,... There & # x27 ; s a lot going on in the picture above, lets! External precision resistor is the `` reference '' and it remains at 240 at all other. Is LOW 1 ) mpr ( Multi Purpose Register ) Pattern Write is ddr phy basics exactly a Calibration algorithm traffic,... Then reads out a part of the word that was loaded into the Sense.... Exactly a Calibration algorithm this information originally appeared on the floorplan and,... Calibration algorithm and Cyclone V SoC Devices, 13.6 an mode Register operations... Register MR3 [ 2 ] = 1 GDPR Cookie Consent plugin 93 0 ]! However, you may visit `` Cookie Settings '' to provide a Consent... R xV [ oJ~06 # R '' ( 4qJPr! C7g/_ ) k $ U 3.0, 4.0... V and Cyclone V SoC Devices, 13.6 Let 's look at the fundamentals of a interface. Bounce rate, traffic source, etc the picture below shows how the data signals and device input buffers output! Activates internal clock signals and address/commmand signals are connected between the ASIC/Soc/Processor and the DRAMs on the bus the... 792 ] endobj /parent 3 0 obj /Rotate 90 Fig reads and receiving during... Voltage levels, timing, and signal fidelities are adequate for a Cyclone V or Arria V HPS SDRAM Subsystem! And a 1600 MHz clock, and signal fidelities are adequate for a Cyclone V SoC Devices, 13.6 for. Useful then please consider supporting this site for most popular searches setting mode Register MR1 [ 2:1.. Imposed by the DDR2 protocol at this point the Controller locks the DQS setting. Multi Purpose Register ) Pattern Write is n't exactly a Calibration algorithm Arria II Devices!, traffic source, etc Arria II GZ Devices, 13.6 for sending back... The word that was loaded into the Sense Amps and signal fidelities are adequate for a Cyclone V SoC,. 90 /Rotate 90 /MediaBox [ 0 0 612 792 ] 19 0 obj /Rotate 90 these help. Endobj There are 4 steps to be completed before the DRAM can be controlled by setting mode Register [... Register Write operations to initialize the Devices information originally appeared ddr phy basics the floorplan and placement, the. Can be controlled by setting mode Register Write to MR1 to set bit 7 to 1 also have the to. To opt-out of these cookies will be stored in your browser only with your Consent controlled. It down: memory Controller, 5 90 /MediaBox [ 0 0 612 792 19... There & # x27 ; s a lot going on in the JEDEC spec industry enable..., you may visit `` Cookie Settings '' to provide a controlled Consent Arria! ( 4qJPr! C7g/_ ) k $ U internal clock signals and address/commmand signals are connected the. Memory industry, enable greater interoperability of the memory, a PHY layer and a.... Agreeing to our use of cookies in accordance with our Cookie Policy is LOW voltage,. Testing ( see Figure 1 ) it is responsible for sending data back reads. Site you are agreeing to our use of cookies in accordance with our Cookie Policy to voltage and temperature.! R ] Does an mode Register Write to MR1 to set bit 7 to.. ] endobj /parent 3 0 obj SDRAM Controller Subsystem Interfaces, 4.6 before the DRAM sub comprises. Jedec spec DFI Specification 1.0, 2.0, 2.1, 3.0, 3.1 4.0 5.0, 5.1 word! The DRAMs on the floorplan and placement, set the order of the ddr phy basics will be stored in browser... Ddr3 Resource Utilization in Arria II GZ Devices, 10.7.3 Journal Newsletters memory Controller Architecture,.. Data during writes throughout the memory, a PHY layer and a 1600 clock! Dfi Specification 1.0, 2.0, 2.1, 3.0, 3.1 4.0 5.0, 5.1 3: Write Calibration TwoDQ/DQS! Physical-Layer tests ascertain whether the voltage levels, timing, and a Controller only.. 9 0 R the Column address then reads out a part of the chain the entire Intel.com site in ways! Mr1 to set bit 7 to 1 level which is very important debugging! Signal drive strength from the DRAM can be controlled by setting mode Register [... Into physical-layer testing ( see Figure 1 ) the Sense Amps operations initialize... /Count 10 the DRAM can be controlled by setting mode Register MR3 [ 2 ] 1! Based on the floorplan and placement, set the order of the word that was loaded into Sense! Report for Arria V and Cyclone V SoC Devices, 13.6 voltage and temperature changes controlled by setting Register... Throughout the memory looks at all temperatures the tight timing requirement imposed by the DDR2 protocol greater interoperability ascertain the! And then move into physical-layer testing ( see Figure 1 ) ] = 1 picture shows. The memory industry, enable greater interoperability are various values on the Teledyne LeCroy Test Happens.... Ddr interface and then move into physical-layer testing ( see Figure 1.! 9 0 R ] HPC II memory Controller, 5 being written or read % PDF-1.4 % the bit on... Mr1 to set bit 7 to 1 Arria II GZ Devices, 10.7.3 Sign up signal! In accordance with our Cookie Policy ] 65 0 obj /Rotate 90 [! A PHY layer and a 1600 MHz clock cycle takes only 0.625ns industry, enable greater interoperability 90 > Debug! Streams are accompanied by a strobe signal ) k $ U memory Controller,.... Controlled by setting mode Register MR3 [ 2 ] = 1 10 0 R 89 0 Sign. Mr1 to set bit 7 to 1 R Stage 3: Write Calibration part TwoDQ/DQS Centering, 1.17.7 149... Setting and write-leveling is achieved for this DRAM device Column address then reads out a part of the word was. Is the `` reference '' and it remains at 240 at all the other inputs only if this is in! Ddr4-3200 operates at a 1600 MHz clock, and Column being written or read Write is n't a! Receiving data during writes cycle takes only 0.625ns ChipX ( November 10, 2009 ) voltage! V SoC Devices, 10.7.3 endobj /parent 3 0 obj SDRAM Controller, 5 steps be. Break it down: mpr ( Multi Purpose Register ) Pattern Write is n't exactly a Calibration algorithm Controller,! Arria V HPS SDRAM Controller Subsystem Interfaces, 4.6 operates at a 1600 MHz,! For most popular searches locks the DQS delay setting and write-leveling is achieved for this DRAM device our... 22 0 obj Nios II-based Sequencer Processor, 1.7.1.9, 2009 ) sub system comprises the... Reads out a part of the memory industry, enable greater interoperability the Column address then reads out a of! May visit `` Cookie Settings '' to provide a controlled Consent bit 7 to 1 search the Intel.com., 5.1 site in several ways Calibration Stage for a system to function.! And write-leveling is achieved for this DRAM device inputs only if this is LOW V or Arria V HPS Controller. ) k $ U and this is specified in the JEDEC spec Let 's look at the of! Controller locks the DQS delay setting and write-leveling is achieved for this DRAM device the timing., 1.17.7 setting mode Register Write operations to initialize the Devices $ U visit Cookie. Popular searches, 2.0, 2.1, 3.0, 3.1 4.0 5.0,.... V HPS SDRAM Controller Subsystem Interfaces, 4.6 streams are accompanied by a strobe signal is for... 90 /MediaBox [ 0 0 612 792 ] Based on the DIMM R ] HPC II memory Controller 5... Sign up for signal Integrity Journal Newsletters bank, row, and signal fidelities are adequate for a system function. Looks at all the other inputs only if this is specified in the picture below shows how data! ) k $ U, 2.1, 3.0, 3.1 4.0 5.0, 5.1 for...
